We have developed an organic thin-film transistor ͑TFT͒ technology that aims at providing a good balance of static and dynamic performance parameters. An inverted staggered ͑bottom-gate, top-contact͒ device structure with patterned metal gates, a room-temperature-deposited gate dielectric providing a capacitance of 0.7 F/cm 2 , and vacuum-deposited pentacene as the semiconductor were employed. The TFTs have a channel length of 10 m, a carrier mobility of 0.4 cm 2 / V s, an on/off current ratio of 10 7 , a subthreshold swing of 100 mV/decade, and a transconductance per channel width of 40 S / mm. Ring oscillators operate with supply voltages as low as 2 V and with signal propagation delays as low as 200 s per stage.
I. INTRODUCTION
One of the challenges in the development of highperformance organic thin-film transistors ͑TFTs͒ is the simultaneous optimization of the various performance parameters while maintaining general manufacturability. A good example is the difficult compromise between carrier mobility, channel length, contact resistance, and cutoff frequency. The highest-mobility organic semiconductors are vacuumdeposited oligomers 1,2 which are known to irreversibly degrade when exposed to process chemicals 3 and, thus, require the use of an inverted ͑bottom-gate͒ TFT structure. Manufacturing TFTs with a sufficiently short channel, on the other hand, is usually accomplished by employing wet-chemistrybased high-resolution patterning methods, such as photolithography. This leads directly to the inverted coplanar ͑bottom-gate, bottom-contact͒ TFT structure which is usually associated with a significant contact resistance. 4 The contact resistance limits the transconductance ͑g m ͒ attainable at a given mobility and channel length, which in turn limits the cutoff frequency ͑f T ͒ ͑Ref. 5͒,
f T = g m 2C gate . ͑2͒
As a result, transconductance and cutoff frequency of organic TFTs often do not scale with channel length as expected, since the simplified equations do not take into account the effect of the contact resistance,
͑i.e., in the linear regime͒, ͑4͒
͑i.e., in the saturation regime͒. ͑6͒
Improvements in transconductance and cutoff frequency are possible using chemical contact treatments to reduce the contact resistance associated with the bottom-contact structure, 6 or by employing electron-beam lithography to define channel lengths below 100 nm. gate dielectric capacitance and the gate leakage current density. To allow organic TFTs to operate with voltages in the range of 2 -3 V, the gate capacitance should be in the range of 0.5 F/cm 2 . Given the typical permittivity of organic dielectrics ͑i.e., r ϳ 3¯5͒, this means that the gate insulator should be less than 10 nm thick. Despite this small thickness, the gate leakage through the dielectric must be kept to a minimum, but at the same time, it must be possible to deposit and pattern the gate dielectric at substrate temperatures sufficiently low to allow the use of flexible substrates.
Here, we demonstrate an organic TFT process that achieves a useful balance between gate capacitance, operating voltage, gate leakage, carrier mobility, channel length, contact resistance, on/off current ratio, interface trap density, transconductance, cutoff frequency, and manufacturability and provides organic TFTs with good overall static and dynamic performance.
II. DEVICE MANUFACTURING
The TFTs and circuits were manufactured on glass substrates using an inverted staggered ͑bottom-gate, top-contact͒ TFT structure. 11 To prepare the gate electrodes, aluminum was deposited through a shadow mask to a thickness of 20 nm. The gate dielectric consists of a thin layer of aluminum oxide ͑3.6 nm thick, created by oxygen plasma treatment of the aluminum gate electrodes͒ covered by an organic self-assembled monolayer of n-octadecylphosphonic acid ͑2.1 nm thick, prepared from a 2-propanol solution at room temperature͒. For the organic semiconductor, a 30 nm thick film of pentacene ͑purified by temperature-gradient sublimation͒ was deposited in vacuum. Finally, 30 nm thick gold source/drain contacts were prepared by evaporation. The metal and semiconductor layers were patterned using polymer shadow masks that were manually aligned under an optical microscope. To define vias in the gate dielectric for electrical probing and for interconnects, a simple process that exploits the specific surface selectivity of the self-assembling organic molecules during the solution-based adsorption process was employed. 11 The maximum temperature during the device manufacturing process was 60°C ͑the substrate temperature during the pentacene deposition͒. All electrical mea- surements were carried out at room temperature in ambient air under yellow light.
III. CURRENT-VOLTAGE CHARACTERISTICS
Two photographs and the electrical characteristics of a TFT with a channel length ͑L͒ of 10 m and a channel width ͑W͒ of 100 m are shown in Fig. 1 . The gate dielectric has a total thickness of 5.7 nm ͑measured by small-angle x-ray reflectivity͒ and provides a gate capacitance ͑C diel ͒ of 0.7 F/cm 2 ͑measured by impedance spectroscopy and indicating an effective permittivity of 4.5͒. The current density through the gate dielectric, measured in metal/dielectric/ metal capacitors manufactured on the same substrate, is less than 5 ϫ 10 −6 A/cm 2 at an applied voltage of 3 V. The maximum gate and drain currents are 15 pA and 5 A, respectively, both at a gate-source voltage of −3 V. The off-state drain current at a gate-source voltage of 0 V is about 0.5 pA, and the on/off current ratio is about 10 7 . The transconductance according to Eq. ͑1͒ has a maximum around 4 S ͑40 S per millimeter channel width͒. The carrier mobility ͑͒ extracted from the ͱI D versus V GS data in the saturation regime ͑V DS =−1.5 V,V GS ϳ −2.0¯−2.5 V͒ is 0.4 cm 2 /V s. The TFT has a threshold voltage ͑V th ͒ of −1.2 V, so at a gate-source voltage of −3 V, the overdrive voltage ͑V GS − V th ͒ is −1.8 V. At this gate-source voltage, the induced channel charge density ͓C diel ϫ ͑V GS − V th ͒ / q͔ is 8 ϫ 10 12 cm −2 . For comparison, a TFT with a 100 nm thick SiO 2 gate dielectric ͑C diel = 0.035 F/cm 2 ͒ requires an overdrive voltage of 36 V to obtain the same charge density in the carrier channel.
For gate-source voltages between the threshold voltage ͑V th = −1.2 V͒ and the switch-on voltage ͑V so ϳ −0.5 V͒ ͑Ref. 12͒, the drain current depends exponentially on the gatesource voltage,
͑7͒
From the slope of the log͑I D ͒ versus V GS curve in the subthreshold region-or from its inverse, the subthreshold swing ͑S͒-the density of trap states at the semiconductor/ dielectric interface ͑N it ͒ can be calculated,
ͪ.
͑8͒
The TFT in Fig. 1 has a subthreshold swing of 100 mV/decade, from which an interface trap density of 3 ϫ 10 12 cm −2 V −1 is calculated. Although this is several orders of magnitude higher than the interface trap density of highquality silicon 5 or carbon nanotube 13 field-effect transistors, it is similar to the best values reported for organic TFTs. [14] [15] [16] 
IV. CONTACT RESISTANCE
An important advantage of the top-contact TFT structure compared with the bottom-contact TFT structure is the smaller contact resistance, which is mainly due to the larger area available for charge injection from the metal into the carrier channel. 4 In order to estimate the contact resistance of the technology presented here, we have characterized TFTs with a channel width of 100 m and with channel length ranging from 10 to 50 m.
The results are summarized in Fig. 2 . As can be seen, the maximum drain current scales with channel length approximately as predicted by Eq. ͑3͒ for channel lengths between 50 and about 25 m. Below about 20 m, the effect of the 
contact resistance on the drain current becomes evident, as the increase in drain current with decreasing channel length becomes smaller than expected. In order to calculate the contact resistance, the inverse of the drain current is plotted as a function of channel length, extrapolated to a channel length of zero ͑where the channel resistance disappears͒ and multiplied by the drain-source voltage. 17 For a gate-source voltage of −3 V and a drainsource voltage of −0.1 V ͑linear regime͒, this yields a contact resistance of 85 k⍀. Assuming that the contact resistance is inversely proportional to the channel width, this corresponds to a contact resistance multiplied by the channel width of 850 ⍀ cm in the linear regime.
To calculate the channel resistance per channel length, the slope of the inverse of drain current versus channel length curve is multiplied by the drain-source voltage. 17 For a drain-source voltage of −0.1 V, a gate-source voltage of −3 V, and a channel length of 10 m, this yields a channel resistance of 130 k⍀ or 1.3 k⍀ cm in the linear regime.
For comparison, in the saturation regime ͑gate-source voltage of −3.0 V, drain-source voltage of −3.0 V͒, we have found a contact resistance of 1.2 k⍀ cm and a channel resistance per 10 m channel length of 1.8 k⍀ cm. Thus, both the contact resistance and the channel resistance are about 40% larger when the TFT is operated in the saturation regime, compared with the linear regime.
As the channel length is reduced, the channel resistance decreases, but since the contact resistance is independent of channel length, there is a certain channel length below which the channel resistance is smaller than the contact resistance. In this case, the drain current is no longer limited by the channel, but rather by the contacts. In bottom-contact TFTs with large contact resistance, this crossover between channel-limited and contact-limited behavior can occur for channel lengths greater than 30 m ͑Ref. 4͒. In contrast, our top-contact TFTs are channel limited down to the smallest channel length of 10 m ͑linear regime: contact resistance of 850 ⍀ cm, channel resistance of 1.3 k⍀ cm; saturation regime: contact resistance of 1.2 k⍀ cm, channel resistance of 1.8 k⍀ cm͒. The crossover from channel-limited to contactlimited transport is projected to a channel length between 6 and 7 m.
V. CHANNEL LENGTH SCALING
As the channel length is reduced, certain short-channel effects may appear, including less pronounced saturation of the drain current, threshold voltage roll-off ͑in the case of p-channel TFTs, this means the threshold voltage becomes more positive as the channel length is reduced͒, and a less rapid increase in transconductance with decreasing channel length. 5 As can be seen in Fig. 3 , the saturation of the drain current is indeed less pronounced as the channel length is reduced from 50 to 10 m. For a channel length of 50 m, the differential output conductance ͑␦I D / ␦V DS at V GS = −3 V and for V DS → −3 V͒ is 20 nS; for a channel length of 20 m, the differential output conductance is 50 nS; and for a channel length of 10 m, the differential output conductance is 100 nS. This increase in differential output conductance with decreasing channel length illustrates the less pronounced saturation.
On the other hand, the threshold voltage is essentially the same for all channel lengths between 50 and 10 m, i.e., the threshold voltage roll-off is not observed for this technology and for this range of channel lengths.
Finally, the transconductance scales as predicted by Eq. ͑6͒ only for channel lengths between 50 and about 25 m. For channel lengths below about 20 m, the transconductance still increases with decreasing channel length, but the increase is somewhat smaller than expected. 
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VI. DYNAMIC PERFORMANCE
An important limitation of the top-contact organic TFT structure is that it does not permit the use of high-resolution wet-chemistry patterning methods for the definition of the source/drain contacts, since this would irreversibly degrade the organic semiconductor layer. 3 To pattern metal contacts on top of the pentacene film, we have employed a simple shadow-mask process that allows the definition of a channel length of 10 m and a gate-to-contact overlap ͑⌬L͒ of 10 m ͑see Fig. 1͒ . Thus, the lateral dimensions critical in determining the cutoff frequency of the transistors are a factor of about 5 larger compared with photolithographically patterned bottom-contact devices. 18 The TFT shown in Fig. 1 has a transconductance of 4 S and a total gate capacitance of about 15 pF ͓C gate ϳ C diel ϫ ͑L + ⌬L͒ ϫ W͔. According to Eq. ͑2͒, a cutoff frequency of approximately 40 kHz would be expected. Figure  4 shows the dynamic response of a pentacene inverter with a saturated load to a square-wave input signal with a frequency of 10 kHz. The drive TFT has a channel length of 10 m and a channel width of 100 m, the load TFT has a channel length and width of 50 m. The highest input frequency for which a useful output signal is obtained is about 10 kHz, which is within a factor of 4 of the estimated cutoff frequency.
We have also prepared five-stage ring oscillators with integrated output buffer based on inverters with saturated load ͑see Fig. 5͒ . The measured signal propagation delay is 500 s per stage at a supply voltage of −3 V and 200 s per stage at a supply voltage of −5 V. Although this is a factor of 8-20 slower than the estimated cutoff frequency, it is to our knowledge the smallest signal delay reported for an organic circuit operating with a supply voltage of 5 V or less.
VII. CONCLUSIONS
We have presented an organic TFT technology that provides a good balance of static and dynamic device characteristics. The main transistor parameters are summarized in Table I . Owing to the use of a gate dielectric that provides a large capacitance ͑0.7 F/cm 2 ͒, a small leakage current density ͑ϳ10 −6 A/cm 2 ͒, and a low interface trap density ͑3 ϫ 10 12 cm −2 V −1 ͒ the transistors and circuits can be operated with relatively low voltages of about 3 V. By combining a vacuum-deposited small-molecule semiconductor with good carrier mobility ͑0.4 cm 2 /V s͒, a top-contact device structure with small contact resistance ͑850 ⍀ cm͒, and a relatively simple manufacturing process capable of defining critical dimensions of 10 m, we have obtained TFTs with a transconductance per channel width of 40 S / mm and an estimated cutoff frequency of 40 kHz. We have also designed and manufactured digital organic circuits that employ a saturated-load design and operate with supply voltages in the range of 2 -5 V and with signal propagation delays as low as 100 s per stage for individual inverters and as low as 200 s per stage for ring oscillators.
Many previous publications have reported organic circuits that operate at frequencies higher than those presented here, [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] with propagation delays as low as about 1 s per stage. 22, 23, [27] [28] [29] However, these circuits operate with significantly larger voltages, typically between 20 and 100 V. For certain applications, such as small portable devices, organic TFTs and circuits with supply voltages in the range of 2 -3 V may be desirable. In general, circuits operated at lower voltages have lower circuit speed, unless the lateral transistor dimensions are also reduced. ͑This is because g m is proportional to the voltage, while the effects of C diel on g m and C gate cancel each other, so that f T is proportional to the voltage, but independent of C diel .͒ Strategies for increasing the circuit speed without increasing the operating voltage include improvements in carrier mobility, more aggressive scaling of the critical lateral dimensions ͑L and ⌬L͒, and ideally the use of a complementary circuit design employing p-channel and n-channel organic TFTs with large, balanced carrier mobilities. 
